

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/742,327	12/18/2003	Ely K. Tsern	60809-0146-US	5522	
38426	7590 06/13/2006		EXAM	EXAMINER	
MORGAN LEWIS & BOCKIUS LLP/RAMBUS INC.			CHEUNG, MARY DA ZHI WANG		
2 PALO ALT 3000 EL CA	ΓO SQUARE MINO REAL		ART UNIT	PAPER NUMBER	
PALO ALTO	ALTO, CA 94306		3621		
			DATE MAILED: 06/13/200	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	10/742,327 Examiner Mary Cheung ppears on the cover sh t w.	TSERN ET AL. Art Unit 3621	
Office Action Summary	Mary Cheung		
		3621	
	opears on the cover sh t w		
The MAILING DATE of this communication ap Period for Reply		th the correspond nc address	
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perior - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNION (136(a). In no event, however, may a red will apply and will expire SIX (6) MON the, cause the application to become AE	CATION. eply be timely filed ITHS from the mailing date of this communication. IANDONED (35 U.S.C. § 133).	
Status			
 Responsive to communication(s) filed on 23 This action is FINAL. Since this application is in condition for allow closed in accordance with the practice under 	is action is non-final. ance except for formal matt	•	
Disposition of Claims			
4) Claim(s) 16-61 is/are pending in the applicati 4a) Of the above claim(s) 32-36 and 45-61 is/ 5) Claim(s) is/are allowed. 6) Claim(s) 16-23 and 37-40 is/are rejected. 7) Claim(s) 24-31 and 41-44 is/are objected to. 8) Claim(s) are subject to restriction and/ Application Papers 9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) accompany applicant may not request that any objection to the Replacement drawing sheet(s) including the corre	fare withdrawn from consider for election requirement. The control of the contr	by the Examiner. nce. See 37 CFR 1.85(a).	
11)☐ The oath or declaration is objected to by the E	Examiner. Note the attached	Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bures * See the attached detailed Office action for a list	nts have been received. Its have been received in A Ority documents have been au (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08	Paper No(s	ummary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152)	

DETAILED ACTION

Status of the Claims

1. This action is in response to the amendment filed on March 23, 2006. Claims 16-61 are pending. Claims 32-36 and 45-61 are non-elected group, and are withdrawn from consideration. Claims 16-31 and 37-44 are examined. Claims 16 and 19-20 are amended.

Response to Arguments

2. Applicant's arguments filed March 23, 2006 have been fully considered but they are not persuasive.

The applicant argues that the microprocessor 400 in Dieffenderfer's teaching (U. S. Patent 5,910,930) is not the same as a memory device. Examiner believes that the microprocessor 400 comprises functionalities that an ordinary memory device would provide. In figure 4 of Dieffenderfer shows that the microprocessor comprises caches, memory management unit, direct memory access unit. Thus, it is believed that the microprocessor in Dieffenderfer's teaching reads on the memory device as claimed by the applicant in claims 16 and 37.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., certain circuits such as the clock receiver circuit are NOT separated from the unit to be powered down) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Application/Control Number: 10/742,327 Page 3

Art Unit: 3621

Claim R jections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 16-23 and 37-40 are rejected under 35 U.S.C. 102(e) as being anticipated by Dieffenderfer et al., U. S. Patent 5,910,930.

As to claim 16 and 23, Dieffenderfer teaches a memory device having a core that includes memory cells, the memory device comprising (Fig. 1):

- a) A clock receiver circuit to receive an external clock signal (column 3 line 59 column 4 line 14 and Fig. 1);
- b) A delay locked loop circuit coupled to the clock receiver circuit, wherein (column 4 lines 45-51 and Fig. 1);
- c) During a first power mode the delay locked loop circuit and the clock receiver circuit are turned on (column 4 lines 45-49 and column 5 lines 4-6);
- d) During a second power mode, the delay locked circuit is turned off (column 5 lines 1-3, 17-21).

As to claim 17, Dieffenderfer teaches the second power mode is a power down mode (column 5 lines 1-3, 17-21).

Application/Control Number: 10/742,327

Art Unit: 3621

As to claim 18, Dieffenderfer teaches during the second power mode, the clock receiver circuit is turned off (column 5 lines 1-3, 17-21).

As to claim 19, Dieffenderfer teaches a first control line, coupled to the clock receiver circuit and the delay locked loop circuit, wherein, during the second power mode, the delay locked loop circuit and the clock receiver circuit are turned off using the first control line (column 4 line 45 – column 5 line 39 and Fig. 1).

As to claims 20-21, Dieffenderfer teaches wherein during a third power mode, the delay locked loop circuit is in a low power configuration and the clock receiver circuit is turned on (column 4 lines 60-61).

As to claims 22 and 40, Dieffenderfer teaches a resynchronization time of the delay locked loop circuit in the low power configuration is less than a resynchronization time of the delay locked loop circuit in the second power mode or the power down mode (column 5 lines 6-8, 19-21).

As to claim 37, Dieffenderfer teaches a method of operation of a memory device having a core of memory cells, the method comprising (Fig. 1):

- a) Receiving a command that specifies a power down mode (column 4 lines 52-56);
- b) Turning off a delay locked loop circuit in response to the command that specifies the power down mode (column 5 lines 1-3, 17-21);
- c) Operating the memory device in a standby power mode, wherein the delay locked loop circuit is turned on in the standby mode (column 4 lines 45-49 and column 5 lines 4-6).

As to claim 38, Dieffenderfer teaches wherein during the power down mode, a clock receiver circuit is turned off (column 5 lines 1-3, 17-21).

As to claim 39, Dieffenderfer teaches operating the memory device in a nap mode, wherein during the nap mode, the delay locked loop circuit is in a low power configuration (column 4 lines 60-61).

Allowable Subject Matter

5. Claims 24-31 and 41-44 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Page 6

Inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary Cheung whose telephone number is (571)-272-6705. The examiner can normally be reached on Monday – Thursday from 10:00 AM to 7:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, James Trammell, can be reached on (571) 272-6712.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

The fax phone number for the organization where this application or proceedings is assigned are as follows:

(571) 273-8300 (Official Communications; including After Final

Communications labeled "BOX AF")

(571) 273-6705 (Draft Communications)

Mary Cheung Primary Examiner Art Unit 3621 June 2, 2006 MARY D. CHELING PRIMARY EXAMINER Many Me